Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

So 0 and 1 are connected to the 6510 I/O data direction and I/O data register, but there is still RAM there too. Seems the 6510 won't issue write signals to the bus for addresses 0 and 1, but the VIC can see them and it's readable through sprite collisions.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: